INFORMATION DISCLOSURE CITATION FEB 2 6 2004 FEB 2 6 2004

ATTY DOCKET NO.
DE920000008US1

04/19/2001

SERIAL NO.

09/838,068

APPLICANT(S)

HALLER ET AL.
FILING DATE

GROUP

#126 A 15 9

U.S. PATENT DOCUMENTS										
U.S. PATENT DOCUMENTS										
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME		CLASS	SUBC	LASS	FILING DATE IF APPROPRIATE
2.	AA	5,740,393	04/14/1998	Vidwans e	Vidwans et al.		395	391		
Sh.b.	AB	5,627,984	05/06/1997	Gupta et a	Gupta et al.		395	392		
)	AC	5,584,038	12/10/1996	Papworth	Papworth et al.			800		
							F	RF	CF	IVED
							To	obno	logy	3_2004 Center 2100
									wyy	Utiliti 2100
				:						
•										
FOREIGN PATENT DOCUMENTS										
			TRANSLATION					ANSI ATION		
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCL	SUBCLASS		YES	ABSTRACT
				•						
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)										
)	AD	Farrell, et al., "Issue Logic for a 600-MHz Out-of-Order Execution Microprocessor," IEEE Journal of Solid-State Circuits, Vol. 33, No. 5, May 1998, pp. 707-712.								
CHP	AE	Palacharla, et al., "Complexity-Effective Superscalar Processors," ISCA '97 Denver, CO, USA, 1997 ACM 0-89791-901-7/97/0006, pp. 206-218.								
	AF	Gaddis, et al., "A 56-Entry Instruction Reorder Buffer," ISSCC96/Session 13/Microprocessors/Paper FP 13.2, 1996 IEEE International Solid-State Circuits Conference, pp. 212-213, 447.								

EXAMINER	Man	DATE CONSIDERED \$1104				
TYANDIED Light if Government and the state of the state o						

EXAMINER: Initial here if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.